C, Venkataiah, Mallikarjuna Rao Y, Rambabu S, and S Kumar T. “Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates”. International Journal of Integrated Engineering 16, no. 2 (April 16, 2024): 66–75. Accessed November 7, 2026. https://journal.uthm.edu.my/index.php/ijie/article/view/14671.