C, V. (2024) “Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates”, International Journal of Integrated Engineering, 16(2), pp. 66–75. Available at: https://journal.uthm.edu.my/index.php/ijie/article/view/14671 (Accessed: 7 November 2026).